

		Arm 1-4				
Command	Detail	Example	OP	Cycles	Opcode	Arch
ADCCcS R0, R1, OP2	Add with Carry	ADC R0,R1,R2	R0 = R1+R2+C	1	0101	
ADDccS R0, R1, OP2	Add	ADD R0,R1,R2	R0 = R1+R2	1	0100	
ANDccS R0, R1, OP2	Bitwise AND	AND R0,R1,R2	R0 = R1 and R2	1	0000	
Bcc addr	Branch (JP)	B label	R15=addr	3		
BICccS R0, R1, OP2	Bit Clear		R0 = R1 and (CPL R2)	1	1110	
BLcc addr	Branch and Link (CALL)	BL label	R14=R15... R15=addr	3		
CDPcc #,e,Crd,Crn,Crm,e2 ,CDO2	Return From Exception					2,5
CMNccP R1, OP2	Compare Negative (Set flags like ADD)		flags=R1+R2	1	1001	
CMPccP R1, OP2	Compare (Set flags like SUB)		flags=R1-R2	1	1010	
EORccS R0, R1, OP2	Exclusive OR (XOR)		R0 = R1 xor R2	1	0001	
LDCccLTN #,Crd,addr,L LDC2	Load Coprocessor					2,5
LDMccmm R0!,{R1,R2...R3}	Load Multiple (POP)		Move R1,R2...R3-->(R0)	1+		
LDRccBT R0,addr,shift	LoaD Register (B=8 bit / T=access in user mode)		R0=(addr)	3+	psuedo	
LDRccH R0,addr,shift	LoaD Register (16 bit)		R0=(addr)	3+		4T+
LDRccSB R0,addr,shift	LoaD Register (8 bit signed)		R0=(addr)	3+		4
LDRccSH R0,addr,shift	LoaD Register (16 bit signed)		R0=(addr)	3+		4
MCRcc #,e,Rd,Cm,Crm,e2 MCR2,MCRr	Move from registers to coprocessor					2,5,5Ed
MLACcS R0,R1,R2,R3	Multiply with Accumulate		R0=(R1*R2)+R3	16		2
MOVccS R0, R2, shift	Move		R0 = R2	1	1101	
MRCcc #,e,Rd,Cm,Crm,e2 ,MRC2	Coprocessor Register transfer					2,5
MRScc R0,flags	Move from CPSR/SPSR to register... MSR R0,CPSR	MRS R4, CPSR	=PSR			3
MSRcc fields,#n/R0	Move from register to CPSR	MSR CPSR, R4	PSR=Rm			3
MULccS R0, R1, R2	Multiply		R0=R1*R2	16		2
MVNccS R0, R2, shift	Move Not (Flip bits of R2)		R0 = -R2	1	1111	
ORRccS R0, R1, R2, shift	Inclusive Or		R0 = R1 or R2	1	1100	
RSBccS R0, R1, R2, shift	Reverse SuBtract		R0 = R2-R1	1	0011	
RSCccS R0, R1, R2, shift	Reverse Subtract with Carry		R0 = R2-R1+C-1	1	0111	
SBCCcS R0, R1, R2, shift	Subtract with carry		R0 = R1-R2+C-1	1	0110	
STCCcLTN #,Crd,addr,L STC2	Store to Coprocessor					2,5ExP
STMccmm R0,{R1,R2...R3}!	Store Multiple (PUSH)		Restore (R0)-> R1,R2...R3	2+		
STRccBT R0,(addr),shift	Store Register (32 Bit)		(addr)=R0	2+		
STRccH R0,(addr)	Store Register (16 bit)		(addr)=R0	2+ (H=4+)		4T+
SUBccS R0, R1, R2, shift	Subtract		R0 = R1-R2	1	0010	
SWIcc #n	Software Interrupt (RST)			3		
SWPccB r0,r1,[base]	Load r0 from [base],store r1 in [base]		Rd=Rn... Rn=Rd			3
TEQccP R1, R2, shift	Test Inverted (EOR) (P=set flags)	teqp R4,#0	flags=R1 xor R2	1	1001	
TSTccP R1, R2, shift	Test Masked (AND) (P=set flags)		flags=R1 AND R2	1	1000	
ADRcc Rn,addr	Load relative address into register		R0=addr		psuedo	
ADRCcL Rn,label	Load Long relative address into register				psuedo	
NOP	no operation				psuedo	
P - Alter Processor Flags		S - Set condition codes		cc - Condition Code		B - Byte
H - 16 Bit    D - 64 bit		T- Translation (User Privileges in Super mode)				

		Arm Thumb				
Command	Detail	Example	OP	N Z C V	ValidRegs	
LDR Rd,[Rn,#]	LoaD Register (32 bit)	LDR r3,[r5,#0]		----	R0-R7,#= 0 to 124 (Multiples of 4)	
LDRB Rd,[Rn,#]	LoaD Register (8 bit)	LDRB r3,[r5,#2]		----	R0-R7,#= 0 to 31 (Multiples of 1)	
LDSB Rd,[Rn,#]	LoaD Register (Signed 8 bit)	LDRSB r3,[r5,#2]		----	R0-R7,#= 0 to 31 (Multiples of 1)	
LDRH Rd,[Rn,#]	LoaD Register (16 bit)	LDRH r3,[r5,#4]		----	R0-R7,#= 0 to 62 (Multiples of 2)	
LDSH Rd,[Rn,#]	LoaD Register (Signed 16 bit)	LDRSH r3,[r5,#4]		----	R0-R7,#= 0 to 62 (Multiples of 2)	
STR Rd,[Rn,#]	Store Register (32 Bit)	STR r3,[r5,#0]		----	R0-R7,#= 0 to 124 (Multiples of 4)	
STRB Rd,[Rn,#]	Store Register (8 Bit)	STRB r3,[r5,#0]		----	R0-R7,#= 0 to 31 (Multiples of 1)	
STRH Rd,[Rn,#]	Store Register (16 Bit)	STRH r3,[r5,#0]		----	R0-R7,#= 0 to 62 (Multiples of 2)	
POP {reglist}	Pop registers from the stack	POP {r1-r3,r5}		----	R0-R7,LR	
PUSH {reglist}	Push registers on to the stack	PUSH {r1-r3,r5}		----	R0-R7,PC	
LDMIA Rn!,{reglist}	Load Multiple and increment after	LDMIA R0!,{r1-r3,r5}		----	R0-R7	
STMIA Rn!,{reglist}	Store Multiple and increment after	STMIA R0!,{r1-r3,r5}		----	R0-R7	
ADD Rd,Rn,Rm	Add		Rd=Rn+Rm	N Z C V	R0-R7	
ADD Rd,Rn,#	Add		Rd=Rn+#	N Z C V	R0-R7,#=0 to 7	
ADD Rd,#	Add		Rd=Rd+#	N Z C V	R0-R7,#=0 to 255	
SUB Rd,Rn,Rm	Subtract		Rd=Rn-Rm	N Z C V	R0-R7	
SUB Rd,Rn,#	Subtract		Rd=Rn-#	N Z C V	R0-R7,#=0 to 7	
SUB Rd,#	Subtract		Rd=Rd-#	N Z C V	R0-R7,#=0 to 255	
ADD Rd,Rm	Add Low/High Regs (Can't both be low)		Rd=Rd+Rm	N Z C V	R0-R15,SP	
ADD SP,#	Add to Stack Pointer		SP=SP+#	N Z C V	#0 to 508 (Multiple of 4)	
SUB SP,#	Add to Stack Pointer		SP=SP-#	N Z C V	#0 to 508 (Multiple of 4)	
ADD Rd,PC/SP,#	Add immediate to SP/PC		Rd=PC/SP+#	N Z C V	R0-R7, Rp=PC/SP #=0 to 1020 (Multiples of 4)	
ADC Rd,Rm	Add with carry		Rd=Rd+Rm+C	N Z C V	R0-R7	
SBC Rd,Rm	Subtract with carry		Rd=Rd-(Rm+C)	N Z C V	R0-R7	
MUL Rd,Rm	Multiply		Rd=Rd*Rm	N Z - -	R0-R7	
AND Rd,Rm	Logical AND		Rd=Rd AND Rm	N Z - -	R0-R7	
ORR Rd,Rm	Logical OR		Rd=Rd OR Rm	N Z - -	R0-R7	
EOR Rd,Rm	Logical Exclusive OR (XOR)		Rd=Rd EOR Rm	N Z - -	R0-R7	
BIC Rd,Rm	Logical Bit Clear		Rd=Rd AND (NOT Rm)	N Z - -	R0-R7	
ASR Rd,Rs	Arithmetic Shift Right Rs bits		Rd=Rd ASR Rs	N Z C -	R0-R7	
ASR Rd,#	Arithmetic Shift Right # bits		Rd=Rd ASR #	N Z C -	R0-R7, #1 to 32	
LSR Rd,Rs	Logical Shift Right Rs bits		Rd=Rd LSR Rs	N Z C -	R0-R7	
LSR Rd,#	Logical Shift Right # bits		Rd=Rd LSR #	N Z C -	R0-R7, #1 to 32	
LSL Rd,Rs	Logical Shift Left Rs bits		Rd=Rd LSL Rs	N Z C -	R0-R7	
LSL Rd,#	Logical Shift Left # bits		Rd=Rd LSL #	N Z C -	R0-R7, #0 to 31	
ROR Rd,Rs	Rotate Right Rs bits		Rd=Rd ROR Rs	N Z C -	R0-R7	
CMP Rn,Rm	Compare (Set flags like SUB)		Flags=Rn-Rm	N Z C V	R0-R15	
CMP Rn,#	Compare (Set flags like SUB)		Flags=Rn-#	N Z C V	R0-R7, #0 to 255	
CMN Rn,Rm	Compare Negative (Set flags like ADD)		Flags=Rn+Rm	N Z C V	R0-R7	
MOV Rd,#	Move Immediate		Rd=#	N Z C V	R0-R7, #0 to 255	
MOV Rd,Rm	Move		Rd=Rm	N Z C V	R0-R15 (Flags unchanged R8+)	
MVN Rd,Rm	Move Not (Flip bits of Rm)		Rd=NOT Rm	N Z C V	R0-R7	
NEG Rd,Rm	Negate		Rd=-Rm	N Z C V	R0-R7	
TST Rn,Rm	Test Masked (AND)		Flags= Rn AND Rm	N Z - -	R0-R7	
B label	Branch to label			----	Label= -2048 to +2048	
BEQ label	Branch if Equal		Z=1	----	-252 to +258	
BNE label	Branch if Not Equal		Z=0	----	-252 to +258	
BCS label	Branch Carry Set		C=1	----	-252 to +258	
BHS label	Branch if Higher or Same (Unsigned)		C=1	----	-252 to +258	
BCC label	Branch if Carry Clear		C=0	----	-252 to +258	
BLO label	Branch if Lower or Same (Unsigned)		C=0	----	-252 to +258	
BMI label	Branch if Minus		N=1	----	-252 to +258	
BPL label	Branch if Plus		N=0	----	-252 to +258	
BVS label	Branch if oVerflow Set		V=1	----	-252 to +258	
BVC label	Branch if oVerflow Clear		V=0	----	-252 to +258	
BHI label	Branch if Higher (Unsigned)		C=1 and Z=0	----	-252 to +258	
BLS label	Branch if Lower or Same (Unsigned)		C=0 or Z=1	----	-252 to +258	
BGE label	Branch if Greater or Equal (Signed)		N=V	----	-252 to +258	
BLT label	Branch if Less than (Signed)		N<>V	----	-252 to +258	
BGT label	Branch if Greater than (Signed)		Z=0 N=V	----	-252 to +258	
BLE label	Branch if Less than or Equal (Signed)		Z=1 N<>V	----	-252 to +258	
BL label	Branch and Link		PC=label R14/LR=Return Address	----	-4mb to +4mb	
BX Rm	Branch and Exchange to Rm		PC=Rm	T=Bit0	R0-R15, -4mb to +4mb	
SWI #	Software Interrupt			----	#=0 to 255	
BKPT #	Breakpoint (enter debug mode)			----	#=0 to 255	
ADR Rd,addr	Load address into Rn		ADD Rn,PC,#		#=0 to 1024	
NOP	No operation		MOV R8,R8			

Arm 5+						
Command	Detail	Example	OP	Cycles	Opcode	Arch
<b>BXJcc</b> R0	Branch and change to Jazelle state					6
<b>BKPT</b> imm	Breakpoint					5
<b>BLX</b> addr, <b>BLXcc</b> R0	Branch , link and exchange					5Tb
<b>BXcc</b> R0	Branch and exchange		R15=Rn... Tbit=Rn[0]			5tb
<b>CLZcc</b> R0, R1	Count Leading Zeros					5
<b>CPSseff</b> #n	Change Processor state					6
<b>CPYcc</b> R0, R1	Copy one register to another		R0=R1			6
<b>LDRccD</b> R0,addr	LoaD Register (64 bit)		R0=(addr),R1=(addr+4)	3+		5TE
<b>LDREXcc</b> R0,R1	LoaD Register and set memory exclusive		R0=(R1)	3+		6
<b>MAR</b>	Mover from registers to 40 bit acc					Xscale
<b>MCRRcc</b> #,e,Rd,Rn,Crn,Crm,e2 <b>MCRR2</b>	Move from 2 registers to coprocessor					5TE,6
<b>MIA,MIAPH,MIAXy</b>	Multiply with internal 40 bit accumulate					Xscale
<b>MRA</b>	Multiply from 40 bit accumulator to registers					Xscale
<b>MRRCCcc</b> #,e,Rd,Rn,Crn, <b>MRC2</b>	Move from coprocessor to 2 regs					5E
<b>PKHBTcc</b> R0, R1, R2 , <i>shift</i>	Pack Halfword Bottom/Top (L from R1 / H from R2)		R0=R2H+R1L			6
<b>PKHTBcc</b> R0, R1, R2 , <i>shift</i>	Pack Halfword Top/Bottom (H from R1 / L from R2)		R0=R1H+R2L			6
<b>PLD</b> mode	Cache Preload					5E
<b>QADDcc</b> R0, R1, R2	Saturating Arithmetic					5Exp
<b>QADD16cc</b> R0, R1, R2	Saturating Arithmetic (16 bit)					6
<b>QADD8cc</b> R0, R1, R2	Saturating Arithmetic (8 bit)					6
<b>QADDSUBXcc</b> R0, R1, R2	Saturating Add and Subtract with Exchange					6
<b>QDADDcc</b> R0, R1, R2	Saturating Double and Add					5TE
<b>QDSUBcc</b> R0, R1, R2	Saturating Double and Subtract					5TE
<b>QSUBcc</b> R0, R1, R2	Saturating Subtract					5TE
<b>QSUB16cc</b> R0, R1, R2	Saturating Subtract (16 bit)					6
<b>QSUB8cc</b> R0, R1, R2	Saturating Subtract (8 bit)					6
<b>QSUBADDXcc</b> R0, R1, R2	Saturating Add and Subtract with Exchange					6
<b>REVcc</b> R0, R1	reverses the byte order in a 32-bit register.					6
<b>REV16cc</b> R0, R1	reverses the byte order in a 16-bit register.					6
<b>REVSHcc</b> R0, R1	reverses the byte order in a 16-bit register, and sign extend					6
<b>RFE</b> <mode> R0!	Return From Exception					6
<b>SADD16cc</b> R0, R1, R2	Signed Add two 16 bit numbers					6
<b>SADD8cc</b> R0, R1, R2	Signed Add four 8-bit signed integer additions					6
<b>SADDSUBXcc</b> R0, R1, R2	Signed 16-bit Add and Subtract with Exchange					6
<b>SELcc</b> R0, R1, R2	Select bytes from R1/R2 based on GE flags					6
<b>SETEND</b> <endian>	Set Endian mode					6
<b>SHADD16cc</b> R0, R1, R2	Signed Halving Add (16 bit)					6
<b>SHADD8cc</b> R0, R1, R2	Signed Halving Add (8 bit)					6
<b>SHADDSUBXcc</b> R0, R1, R2	Signed Halving Add and Subtract with Exchange (16 bit)					6
<b>SHSUB16cc</b> R0, R1, R2	Signed Halving Subtract (16 bit)					6
<b>SHSUB8cc</b> R0, R1, R2	Signed Halving Subtract (8 bit)					6
<b>SHSUBADDXcc</b> R0, R1, R2	Signed Halving Subtract and Add with Exchange (16 bit)					6
<b>SMLALxycc</b> R0L, R1H, R2,R3	Signed Multiply-accumulate Long					5TE
<b>SMLAxycc</b>	Signed Multiply-accumulate					5TE
<b>SMLADXcc</b>	Signed Multiply-accumulate Dual					6
<b>SMLALccS</b> R0L, R1H, R2,R3	Signed Multiply-accumulate Long					6
<b>SMLAWycc</b>	Signed Multiply-accumulate Word B and T					5EXP
<b>SMLSDDXcc</b> R0, R1, R2,R3	Signed Multiply Subtract accumulate Dual					6
<b>SMLSDDXcc</b> R0, R1, R2,R3	Signed Multiply Subtract accumulate LongDual					6
<b>SMMLAcc</b> R0, R1, R2,R3	Signed Most significant word Multiply Accumulate					6
<b>SMMLScc</b> R0, R1, R2,R3	Signed Most significant word Multiply Subtract					6
<b>SMULLRcc</b> R0, R1, R2	Signed Multiply (R=Round)					6
<b>SMUADXcc</b> R0, R1, R2	Signed Dual Multiply Add					6
<b>SMULXYcc</b> R0, R1, R2	Signed Multiply BB , BT , TB , or TT					ARMv5TE
<b>SMULLcc</b> R0L, R1H, R2,R3	Signed Multiply Long					ARMv5TE
<b>SMULWYcc</b> R0, R1, R2	Signed Multiply Word B and T					ARMv5TE
<b>SMUSDXcc</b> R0, R1, R2	Signed Dual Multiply Subtract					6
<b>SRS</b> <Mode> #mode!	Store Return State					6
<b>SSAT16cc</b> R0,#n, R1, <i>shift</i>	Signed Saturate (16 bit)					6
<b>SSATcc</b> R0,#n, R1, <i>shift</i>	Signed Saturate					6
<b>SSUB16cc</b> R0, R1, R2	Signed Subtract (16 bit)					6
<b>SSUB8cc</b> R0, R1, R2	Signed Subtract (8 bit)					6
<b>SSUBADDXcc</b> R0, R1, R2	Signed Subtract and Add with Exchange (16 bit)					6
<b>STRccD</b> R0,(addr)	Store Register (64 bit)	(addr)=R0,(addr+4)=R1		2+		ARMv5TE
<b>STREXcc</b> R0,R1,R2	Store Register Exclusive					6
<b>SXTABcc</b> R0,R1,R2, <i>shift</i>	Extract an 8 bit value, and sign extend					6
<b>SXTAB16cc</b> R0,R1,R2, <i>shift</i>	Extract two 8 bit value, and sign extend to 16 bits					6
<b>SXTAHcc</b> R0,R1,R2, <i>shift</i>	Extract a 16 bit value, and sign extend					6
<b>SXTBcc</b> R0,R1, <i>shift</i>	Take a 8-bit value from a register and sign extends it to 32 bits.					6
<b>SXTB16cc</b> R0,R1, <i>shift</i>	Take two 8-bit value from a register and sign extends it to 16 bits.					6
<b>SXTHcc</b> R0,R1, <i>shift</i>	Take two 16-bit value from a register and sign extend to 32 bits					6
<b>UADD16cc</b> R0,R1,R2	Unsigned Add (16 bit)					6
<b>UADD8cc</b> R0,R1,R2	Unsigned Add (8 bit)					6
<b>UADDSUBXcc</b> R0,R1,R2	Unsigned Add and Subtract with Exchange					6
<b>UHADD16cc</b> R0,R1,R2	Unsigned Halving Add (16 bit)					6
<b>UHADD8cc</b> R0,R1,R2	Unsigned Halving Add (8 bit)					6
<b>UHSUB16cc</b> R0,R1,R2	Unsigned Halving Subtract (16 bit)					6
<b>UHSUB8cc</b> R0,R1,R2	Unsigned Halving Subtract (8 bit)					6
<b>USUBADDXcc</b> R0,R1,R2	Unsigned Subtract and Add with Exchange					6
<b>UMAALccS</b> R0L, R1H, R2,R3	Unsigned Multiply Accumulate Long					6
<b>UMULLccS</b> R0L, R1H, R2,R3	Unsigned Multiply Long					6
<b>UQADD16cc</b> R0,R1,R2	Unsigned Saturating Add (16 bit)					6
<b>UQADD8cc</b> R0,R1,R2	Unsigned Saturating Add (8 bit)					6
<b>UQADDSUBXcc</b> R0,R1,R2	Unsigned Saturating Add and Subtract with Exchange					6
<b>UQSUB16cc</b> R0,R1,R2	Unsigned Saturating Subtract (16 bit)					6
<b>UQSUB8cc</b> R0,R1,R2	Unsigned Saturating Subtract (8 bit)					6
<b>UQSUBADDXcc</b> R0,R1,R2	Unsigned Saturating Subtract and Add with Exchange					6
<b>USAD8cc</b> R0,R1,R2	Unsigned Sum of Absolute Differences					6
<b>USADA8cc</b> R0,R1,R2,R3	Unsigned Sum of Absolute Differences and Accumulate					6
<b>USATcc</b> R0,#n, R1, <i>shift</i>	Unsigned Saturate					6
<b>USAT16cc</b> R0,#n, R1, <i>shift</i>	Unsigned Saturate (16 bit)					6
<b>USUB16cc</b> R0,R1,R2	Unsigned Subtract (16 bit)					6
<b>USUB8cc</b> R0,R1,R2	Unsigned Subtract (8 bit)					6
<b>USUBADDXcc</b> R0,R1,R2	Unsigned Subtract and Add with Exchange					6
<b>UXTABcc</b> R0,R1,R2, <i>shift</i>	Extract an 8 bit value and Zero extend					6
<b>UXTAB16cc</b> R0,R1,R2, <i>shift</i>	Extract two 8 bit values and Zero extend					6
<b>UXTAHcc</b> R0,R1,R2, <i>shift</i>	Extract an 16 bit value and Zero extend					6
<b>UXTBcc</b> R0,R1, <i>shift</i>	Extract an 8 bit value and Zero extend					6
<b>UXTB16cc</b> R0,R1, <i>shift</i>	Extract two 8 bit values and Zero extend					6
<b>UXTHcc</b> R0,R1, <i>shift</i>	Extract a 16 bit value and Zero Extend					6
<b>P</b> - Alter Processor Flags	<b>S</b> - Set condition codes	<b>cc</b> - Condition Code		<b>B</b> - Byte		
<b>H</b> - 16 Bit <b>D</b> - 64 bit	<b>T</b> - Translation (User Privileges in Super mode)					